II. ADVANCES OVER PREVIOUS WORKS
The commercial success of thin-film transistors (TFTs) based on polycrystalline and hydrogenated amorphous silicon started the development of physical and/or semi-empirical transistor models to aid in the design of circuits and systems. [2] In the past 30 years such models have been extended to other TFT technologies, OTFTs including. Physical transistor models tend to be complex as a result of accurately capturing the physical behavior of the devices. If this requirement is relaxed, semi-empirical mathematical equations can be used to accurately describe the transistor drain current. Such models involve 'empirical', i.e., 'fitting' parameters, yet are able to predict with high accuracy the operating characteristics of the transistors while requiring shorter computation times.
To address particular principles and features of the OTFTs and/or adopt simplifications to provide an accessible analysis, various OTFT compact models were developed. [3] [4] [5] Examples include, a d.c. model considering Schottky barrier limitation on carrier injection in short channel transistors and a small signal a.c. non-quasi-static model addressing parasitic capacitances in printed devices which exhibit large process tolerances [6] . The aim of our semi-empirical model is to help with the design of flexible sensors and circuits implementing low-voltage OTFTs with multi-finger contacts based on DNTT and this paper represents the first step. The measured transistor transfer characteristics constitute the input data for the model that starts by producing the mathematical expression for the OTFT drain current as a function of the voltages applied on OTFT terminals. This drain current fitting procedure involves all transistor operating regimes including the subthreshold regime and the off-state. Afterwards one can model the drain current for d.c. and low-frequency a.c. conditions and output voltage of a common-source amplifier.
III. RESULTS AND METHODOLOGY
A compact model proposed in [7] served as a foundation for the model used in this work. Similar to [7] , the transistor dimensions contribute via W and L, with no special provisions made for the source/drain finger geometry. In addition, the following simplifications were performed: (a) the number of empirical/fitting parameters was reduced from 5 to 4, and (b) the source/drain contact resistance was neglected. The model developed in Matlab Simulink environment computes the OTFT drain current based on a set of measured transfer characteristics. Eq. (1) 
where
Here VG, VD, and VS are voltages on the gate, drain and source terminals, W is the channel width, L the channel length, C the gate dielectric capacitance and VT the threshold voltage. The specific transistor determines W, L, C and VT, as well as the transistor off-current. In addition, YZ∆S = max( Y − Z , 0.01 ) and = 0.02. The four empirical/fitting parameters are the subthreshold slope voltage Vss, mobility enhancement factor g, low-field mobility µo, and threshold voltage bias sensitivity dVT. To compute these parameters an objective function, defined as the mean squared error of the measured and fitted data, was minimized using a genetic algorithm.
The OTFT data used to develop and test the model were taken from the prior experiments performed with two types of multi-finger OTFTs shown in Figs. 1(a) and 1(b) . [1] These 978-1-5386-9304-9/19/$31.00 ©2019 IEEE low-voltage bottom-gate, top-contact p-channel OTFTs based on DNTT were fabricated either on glass (Ossila) or PEN (Optfine, DuPont Teijin) substrates following the procedure described in [8] . The testing of the model was performed in 3 steps, each time producing a comparison with the measured data. Initially, the transistor transfer and output characteristics were simulated, next the a.c. drain currents for 1 Hz sinusoidal gate voltage were produced, and finally the output voltages of the common-source amplifier were modeled. Figure 2 shows the measured and simulated transfer and output characteristics of a wide-gate transistor with W = 17.12 mm and L = 46.15 µm in linear and saturation regimes. As shown, the developed model is able to replicate the electrical performance of the transistor with high accuracy. The a.c. transistor performance (Fig. 1(c) ) and the output from the common-source amplifier ( Fig. 1(d) ) were simulated and the results are shown in Figs. 3(a) and 3(b) respectively. In addition, the peak-to-peak values of the measured and simulated drain current of six transistors with different W and L are summarized in Table I . The table also shows the comparison of the peak-to-peak output voltages of the transistor amplifier for different VDD. Regarding the a.c. ID, all simulated peak-to-peak values were slightly greater than the experimental values, resulting in error values ranging from 1.7% to 11.6%. Regarding the output voltage of Fig. 3(b) the error in the peak-to-peak voltage increased with decreasing VDD, resulting in the highest percentage error for VDD = −2 V. Overall, the simulated peak-to-peak output voltages were slightly higher when compared to the measured ones. This may result from the fact that only transfer characteristics in saturation regime (VDS = −2 V) were available for the simulations shown in Fig. 3 , while transfer characteristics in both the linear (VDS = −0.1 V) and saturation regimes (VDS = −2 V) were available for the simulations in Fig. 2 . Consequently, the error is increased when the transistor operates in the linear regime. In summary, compact modeling was successfully applied to multi-finger OTFTs with high transconductance. While the model reproduces the OTFT d.c. characteristics well, additional work is needed to improve the accuracy of the lowfrequency a.c. measurements in the future. 
